**FORM PTO-1449** 

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

APPLICATION NO. ATTY, DOCKET NO. MIC-40 10/722,959 **APPLICANT** CONFIRMATION NO. Not Yet Assigned Seong-Hoon Lee

ION DISCLOSURE STATEMENT **BY APPLICANT** 

GROUP 28/6 FILING DATE Not Yet Assigned November 26, 2003

**U.S. PATENT DOCUMENTS** 

S.S. I AYENT BOOMILITE						
EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
14/	5,463,337	10/31/95	Leonowich	327	158	
AL	6,194,947 B1	02/27/01	Lee et al.	327	359	
HU	6,295,328 B1	09/25/01	Kim et al.	375	376	
XK	6,313,688 B1	11/06/01	Lee et al.	327	359	
th	6,326,826 B1	12/04/01	Lee et al.	327	161	
RU	6,366,148 B1	04/02/02	Kim	327	262	
*n	6,512,408 B2	01/28/03	Lee et al.	327	359	
the	6,573,771 B2	06/03/03	Lee et al.	327	158	·
All	6,642,760 B1	11/04/03	Alon et al.	327	158	
KU	6,661,863 B1	12/09/03	Toosky	375	376	·
AL	2003/0219088 A1	12/30/02	Kwak	375	376	

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.) **EXAMINER** INITIAL Jong-Tae Kwak, A Low Cost High Performance Register-Controlled Digital DLL for 1 Gbps x32 DDR All SDRAM, The 8th Korean Conference on Semiconductors, February 2001. Ramin Farjad-Rad, A Low-Power Multiplying DLL for Low-Jitter Multigigahertz Clock Generation in AW Highly Integrated Digital Chips, IEEE Journal of Solid-State Circuits, Vol. 37.. No. 12, December 2002. p. 1804-1812.

All references have been considered.

EXAMINER INITIAL

**EXAMINER** 

DATE CONSIDERED 11/23/04